H.264 standard uses block based motion estimation, motion compensation, transform and quantization processes to perform video compression. By the use of block based operations, it would result into the discontinuity at block boundary-known as blocking artifacts. In this paper, high throughput filter architecture for real-time implementation of de-blocking filter is presented which reduces memory access requirements and results in less clock cycles, to process a macroblock. Post processing approach is used in the paper in order to reduce the blocking artifacts and hence for reducing complexity of the architecture. The proposed architecture design uses only 23 clock cycles to process a single macroblock and in addition, the architecture effectively utilizes the buffers to store the intermediate data. The operational frequency of the proposed architecture is 55.675 MHz. The proposed architecture is implemented in VHDL and synthesize for Xilinx FPGA. It can process 75 HD frames with 1920 × 1080 resolutions.
INTRODUCTION
Video compression is important topic in today's research in the field of multimedia like digital television broadcasting, Internet video streaming, Mobile video streaming, and Video calling. Without compression it is difficult to transmit videos over a network or to store due to the large amount of information that they contain. As shown in Fig.1 , all current video compression standards including MPEG-1/2/4, H.261/2/3/4, performs block based motion estimation (ME), motion compensation (MC), transform and quantization processes to perform compression. The efficient compression is achieved by motion estimation and block based integer transform. The use of block-based processing introduces artifacts on the block edges. The de-blocking filter (DBF) is used to reduce the blocking artifacts, which increases coding efficiency and improves the decoded video quality.
As shown in Fig.1 , the de-blocking filter is used after the inverse transform and quantization process to improve the objective and subjective quality of decoded frames. Two approaches are often used in order to perform filtering for reducing blocking artifacts i.e. in-loop filter [2] , [3] , [4] approach and post filter [5] , [6] approach. In-loop filter is a part of encoder while post filter only operates on the display buffer, outside of the coding loop. In-loop filter forces all standard decoders to perform identical filtering in order to stay in synchronization with the encoder and increases the computational complexity but the postprocessing requires no modifications of existing standards to get better quality hence it is the most practical solution to remove the blocking artifacts. In this paper, the filter unit with post filter approach is used. The different de-blocking filter architectures have been implemented based on various parameters like processing order of the macroblocks, memory organization and utilization using single port [7] , [8] or dual port [2] , [4] memory, and in-loop filter approach. Double filtering strategy with serial processing order has been defined in [2] where horizontal as well as vertical filtering has been performed simultaneously on a macroblock. High throughput hybrid filtering schedule with in-loop/post approach has been discussed in [3] where intermediate pixels are reused when de-blocking filter switches the filtered edges from vertical to horizontal direction. Architecture with double cross filtering process and with in-loop approach where horizontal filtering in two directions and vertical filtering in two directions i.e. four parallel filtering are performed simultaneously is discussed in [4] . Architecture presented in [2] , [3] , [4] computes boundary strength and demonstrate implementations. Algorithm presented in [5] and [6] is based on region classification among smooth, intermediate or complex and accordingly appropriate filter is applied.
Although the de-blocking filter can provide the improvement on coding efficiency, it requires high memory access and computational complexity. Due to such requirements, real time implementation of de-blocking filter is challenging especially for the high resolution video specifications. In this paper, classification and filtering mechanism of [5] is used and an efficient architecture of post de-blocking filter is implemented which works in real time. Section 2 describes the 8 × 8 macroblock boundary, activity based macroblock classification and filter units for smooth, complex, and intermediate macroblocks. Section 3 describes simulation and synthesis results and in section 4 conclusions is presented. 9
HARDWARE ARCHITECTURE FOR EFFICIENT FILTER UNIT
In the H.264 video coding standard, variable block size based operations are used in order to perform compression. Maximum block size is 16 × 16 which can be divided into 16 × 8, 8 × 16 or 8 × 8 size macroblock. 8 × 8 size macroblock can be divided into sub macroblock of 8 × 4, 4 × 8 or 4 × 4 block. This would result in discontinuity at not only at the block boundaries but also inside block. Due to that filter will be applied on all rows and columns on desired pixels. In order to effectively apply filtering, the whole video frame is divided into 8 × 8 size macroblocks as shown in Fig.2 and de-blocking block of size 8 × 8 is taken from the four adjacent macroblocks. 
THE PROPOSED ARCHITECTURE
The proposed architecture consists of processing order unit, activity module, threshold table unit, horizontal filter unit (Hfilter), vertical filter unit (V-filter), temporal buffer unit and transpose-inverse transpose unit. The basic block diagram of architecture is shown in Fig.3 . Each macroblock is read from single port SRAM and stored in the temporal buffer of size 8 × 8 using input bus of 64 bits (8 pixels) wide. In order to efficiently reduce blocking artifacts, filtering is done on both directions. First horizontal filtering is done by H-filter unit and then data is transposed from row to column. The transposed data is given to V-filter unit for vertical filtering. During H and V filtering, all the threshold parameters are provided by the threshold table unit. Once the block is filtered in both the directions, it is sent back to SRAM through output bus and whole process is repeated for all the blocks. 
ACTIVITY MODULE
In the video frames, the characteristics of various regions are different. Some of the regions of video frame consist of flat areas while some consist of textured areas. In such a case, same filtering is not appropriate for all the areas. So the filter unit is divided into three different regions with appropriate thresholds. Region classification is done with the help of activity module. The operation of activity module is shown in Fig.4 and its architecture is described in Fig.5 . To begin with the absolute difference between the adjacent pixels is found out and each absolute difference is compared with the activity threshold S. If the difference is greater than threshold S, then output is 1 else the output is 0. Finally activity is calculated by the addition of each comparator's output and compared with smooth threshold T1 and complex threshold T2. If activity is less than T1, then smooth filter unit is applied on row else if activity is greater than T2, then complex filter unit is applied. If both these conditions are not satisfied then intermediate filter unit is applied. The same process is carried out for each row of 8 × 8 macroblock. To compute activity Eq. (1) For macroblock falling in smooth region, middle six pixels are modified as shown in Fig.6 . The human visual system is more sensitive to blocking artifacts in flat region; hence more number of pixels is filtered. Offset-based filtering method is used in smooth regions and its implementation is shown in Fig.7 . The offset is determined from the difference between two pixels c and d and the value of updated pixels are adjusted within the gray scale range 0 to 255. The difference is compared with quantization parameter (2 × QP). If the difference is less than (2 × QP), then only smooth filter is applied on macroblock. The pixels a, b, c, d, e, f are modified using offset as shown in Fig.8. 
Architecture of Complex Filter:
If the blocking effects occur in a high activity region then four pixels b, c, d and e of Fig.6 are updated as shown in Fig.9 . In this case if difference of pixels c and d is less than (QP) then only complex filter is applied on macroblock.
Architecture of Intermediate Filter:
For the intermediate filter unit, 3 × 3 window filter is considered as shown in Fig.10 . It contains total nine pixels P1 to P9, where P5 defines the centre pixel of 3 × 3 window. Architecture for intermediate filter is shown in Fig.11 . Absolute difference between the center pixel and adjacent pixels of window is found out and each difference is compared with quantization parameter (QP). Each output of comparator provides the alpha value (1 to 9). S1 can be found out by addition of product of corresponding pixel value and alpha value. S2 can be found out by addition of output alpha. Modified centre pixel P5' is calculated with the help of S1, S2, P5 and smoothing extent parameter value  as indicated in Eq.(4), Eq. (5) and Eq. (6) respectively. The same process is carried out for each row of macroblock. In this intermediate mode, a possible real edge must be preserved when the blocking effect is filtered. 
CLOCK ANALYSIS
The Fig.11 describes the clock analysis of the proposed architecture. From the figure it is shown that, the first and second clocks are used as the latency. In the 2 nd , 3 rd and 4 th clock cycles, first three rows of the macroblock are read. In the 5 th clock cycle, the activity and offset of the respective row is calculated. During 6 th to 13 th clock cycles, total eight row of a single macroblock are horizontally filtered. As soon as the first row is filtered (at 6 th clock cycle), the transpose of that row is carried out in next clock cycle (at 7 th clock cycle). Once all rows are transposed, in next 8 clock cycles, vertical filtering is applied on them. In the same way, all the blocks are filtered and stored back in SRAM. 
IMPLEMENTATION SETUP AND SYNTHESIS RESULTS
The implementation of the architecture is carried out using Xilinx 12.3 ISE software tool. CIF video frame (here Foreman frame) with blocking artifact is considered and stored in SRAM using IP core generator. De-blocking block is read from SRAM memory row wise. The activity threshold parameter S is taken as 2 value i.e. small enough in order to differentiate between flat (smooth) and complex area. Value of T1 and T2 are chosen as 2 and 3 respectively,  is taken as 8 and QP is taken as 38. Activity is computed and first horizontal filter is applied. Block is transpose for vertical filtering which will beneficial as same filter architecture will work for both horizontal and vertical filter. Filtered macroblock is stored back in SRAM. After completion of all macroblock of given frame, PSNR is computed.
Architecture is synthesized for Xilinx vertex-5xc5vlx50-3ff676 FPGA. Most composite part of architecture is filter unit. Smooth, intermediate and complex filter unit consumes 68, 513, 43 LUTs respectively for filtering of one row of macroblock as shown in Table. 1. Intermediate filter unit needs surround pixels from three rows hence need much more resources. Table. 3. Due to block based ME and MC process, blocking artifacts is spread inside block hence proposed architecture process 8 × 8 size macroblock which is middle portion of original 16 × 16 macroblock and provide better results for video quality. Compared to all other architecture it utilizes very few resources and can process 75 HDTV frames per second hence can be used for real time implementation. Results of foreman frame with and without blocking artifacts are indicated in Fig.13 . Subjective frame quality is measured with PSNR which is 36.58dB.
CONCLUSION
Post de-blocking filter architecture is implemented in this paper which requires no modifications of existing standards and no synchronization is needed between the encoder and decoder. In order to reduce the complexity of architecture serial processing order is used which reduces the memory access requirements. The proposed architecture requires only 25 clock cycles in order to process the first macroblock and then with 23 clock cycles, the next macroblock is processed. Clock cycles required to process a single macroblock is less as compared to available single port architecture. Architecture outperforms other architecture in terms of resource utilization and throughput. It process 75 HDTV frames per second hence well suited for real time implementation. 
